
Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R Nickolls, et al
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD
Sheet 1 of 17




Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al.
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD
Sheet 2 of 17

200

210



add





addi




Fig. 2B

The state of the s March Adult Street Court, waster court Attorney: Craig A. Gelfound

Docket No.: 42113/CAG/B600

Inventor(s): John R. Nickolls, et al

Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD

Sheet 3 of 17




Fig. 3

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD

Sheet 4 of 17




Fig. 4

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R Nickolls, et al.
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD
Sheet 5 of 17

/120

of grant and a second and a sec	_	54 _J	18			544 1	2		54 /	4		6	54Z	-		5,	40 '			53 /	8			5	536 1 ·	7		4	534 1	
	63	62	61 6	59	58/	57	56	55 54	53	52	51	50/	49	48	47	16/	45	44	43	42/4	1 4	10	39	38/	37	36	35	34	33 3	2
Marie Cana a Marie				-	. / . _w	se.	L	rx _.	_se	1	r	/ Y	se:	L	r	/ a_s	se]	L	r	/ b_s	el		r	/ c	se.	1	r	7 d_:	sel	
trillera Esta f. 100	31	30	29 2	8 27	26	25	24	23 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (ग
And the state of t		P P	rx_op		op /	<u> </u>		mul bse		/	<u>L</u>	<u></u>	_	/		/		/		/	1	e p	cfomo	od /	plcnt	g t		[a]	pre- 	g

Fig. SA

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD
Sheet 6 of 17

L	Field	Bits	Description
SH6	rw_sel	59:56	Register W port selection, r0 - r15.
- PKS	rx_sel	55:52	Register X port selection, r0 - r15.
242	ry_sel	51:48	Register Y port selection, 10 - 115.
540	ra_sel	47:44	Register A port selection, 10-115.
538	rb_sel	43:40	Register B post selection, 10 - 115.
536	rc_sel	39:36	Register C port selection, 10 - 115.
534	rd_sel	35:32	Register D port selection, 10-115.
532	rw_op	31:30	Register W write select. $0 = \text{no write}$, $1 = \text{alu_out}$, $2 = \text{shift_out}$, $3 = \text{mul_out}$.
530	rx_op	29:28	Register X write select. $0 = \text{no write}$, $1 = \text{alu out}$, $2 = \text{shift out}$, $3 = \text{mul out}$.
538	ry_op	27:26	Register Y write select. 0 = no write, 1 = alu_out, 2 = shift_out, 3 = mul_out.
276	mul_op	25:24	Multiply high/low word select. $0 = 10 * 10$, $1 = 10 * 10$, $2 = 10 * 10$, $3 = 10 * 10$.
200	mul bsel	23:22	Multiplier operand B select. $0 = ra$, $1 = rb$, $2 = rc$, $3 = rd$.
3 6	mul asel	21:20	Multiplier operand A select. $0 = ra$, $1 = rb$, $2 = rc$, $3 = rd$.
270	alu bsel	19:18	ALU operand B select. $0 = ra, 1 = rb, 2 = rc, 3 = rd$.
	alu asel	17:16	ALU operand A select. $0 = ra$, $1 = rb$, $2 = rc$, $3 = rd$.
200	do ule	15:13	ALU operation: $0 = \text{pass}$, $1 = \text{add}$, $2 = \text{sub}$, $3 = \text{min}$, $4 = \text{max}$, $5 = \text{and}$, $6 = \text{or}$, $7 = \text{xor}$.
	shf bsel	12:11	Shift operand B select. $0 = ra$, $1 = rb$, $2 = rc$, $3 = rd$.
50 H	shf_asel	10:9	Shift operand A select. $0 = ra$, $1 = rb$, $2 = rc$, $3 = rd$.
510	lstep	8:8	Step (decrement) loop counter lcnt.
508	cfg mod	7:6	Configuration modifier select. $0 = ALU$ op mod, $1 = rw$ op mod, $2 = rw$ mod, $3 = rc$ mod.
50%	plcnt	5:5	Predicate execution of configuration on non-zero loop count lent != 0.
504	pregt	4:4	Specifies the 1-bit value in predicate register cfg_preg that enables execution of this configuration.
502	cfg_preg	3:0	Predicate execution of configuration on value of predicate register cfg_preg === pregt value.
(,			

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD

Sheet <u>7</u> of <u>17</u>




Fig. 6

Instruction

cfgmri

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD

Sheet <u>8</u> of <u>17</u>




Fig. 7A

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al.
Title: RECONFIGURABLE PROCESSING

SYSTEM AND METHOD

Sheet <u>9</u> of <u>17</u>




Fig. 7B

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD
Sheet 10 of 17


800

Instruction

blcnt

The state of the s

To the time and the time the time that the time time the time the



Title: RECONFIGURABLE PROCESSING SYSTEM AND METHOD Sheet 11 of 17 **START** Initialize Memory With Instructions and Configurations 900 Load Selected Configurations From Memory To Configuration Registers 905 Fetch Instruction From Memory Or Instruction Cache 910 Select Configuration Register Based On Configuration Field In Instruction 915 Decode Instruction Into **Instruction Controls** 920 Decode Configuration In Selected Register Into Configuration Controls 925 To FIG. 9B

Attorney:

Docket No.:

Inventor(s):

Craig A. Gelfound

42113/CAG/B600

John R Nickolls, et al

FIG. 9A

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al.
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD
Sheet 12 of 17




FIG. 9B

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al.
Title: RECONFIGURABLE PROCESSING

SYSTEM AND METHOD

Sheet <u>13</u> of <u>17</u>





Fig. 10

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R Nickolls, et al
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD
Sheet 14 of 17



Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD
Sheet 15 of 17

1500

cfg_preg 1202 ~ 4 4 G 6, K 10 ひゃっぱち cfg_mod_ 9 1238 1234 1234 1232 1230 1218 1226 1224 1221 1220 1218 1216 1234 1212 1216 1268, shf selt t 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 shf bsel alu_op alu alu bsel a mul_ op_ asel mul mul bsel ac1_op 39 38 37 36 35 34 33 32 31 30 29 28 27 vb o va o aco p p op ا م م م rc_sel

1236	Register C port selection, 10 – 115. Vector register W port operation. 0 = no write, hold address vw.vca; 1 = write address vaddress vw.vca; 2 = write word, hold address vw.vca; 3 = write word, step current address vw. Vector register B port operation. 0 = no read, hold address vb.vca; 1 = read address rc, hold address vb.vca; 2 = read word, hold address vb.vca; 3 = read word, step current address vb.vc vector register A port operation. 0 = no read, hold address va.vca; 1 = read address rc, hold address va.vca; 2 = read word, hold address va.vca; 3 = read word, step current address va.vca; Accumulator 0 operation 0 = hold: 1 = write All I output 2 = write Multivilier output 3
vw_op 3 vb_op 3 va_op 3 ac0_op 2 ac1_op 2 mul_bsel 2 mul_op 2 alu_bsel 1 alu_bsel 1 alu_op 1 shf_bsel 1 shf_asel 1 vstep 8 cfg_mod 7	Vector register W port operation. 0 = no write, hold address vw.vca; 1 address vw.vca; 2 = write word, hold address vw.vca; 3 = write word, step convector register B port operation. 0 = no read, hold address vb.vca; 1 = read address vb.vca; 2 = read word, hold address vb.vca; 3 = read word, step currical vector register A port operation. 0 = no read, hold address va.vca; 1 = read address va.vca; 2 = read word, hold address va.vca; 3 = read word, step currical vector register A port operation. 0 = hold: 1 = write ALII output 2 = write Alii value Aliii value Ali
vb_op 3 ac0_op 2 ac1_op 2 mul_bsel 2 mul_op 2 alu_op 1 alu_op 1 shf_bsel 1 shf_bsel 1 shf_bsel 1 shf_bsel 1 cfg_mod 7	
va_op 3 ac0_op 2 ac1_op 2 mul_bsel 2 mul_op 2 alu_bsel 1 alu_op 1 shf_bsel 1 shf_bsel 1 shf_asel 1 vstep 8 cfg_mod 7	
acl_op 2 acl_op 2 mul_bsel 2 mul_op 2 alu_bsel 1 alu_bsel 1 alu_bsel 1 shf_bsel 1 shf_asel 1 shf_asel 1 shf_asel 1 cfg_mod 7	Accumulator 0 operation 0 = hold: 1 = write ATII output 2 = write Multiplier output 3
mul_bsel mul_asel mul_op alu_bsel alu_op shf_bsel shf_asel vstep	shift output.
mul_bsel 25: mul_asel 23: alu_bsel 19: alu_asel 17: alu_op 15: shf_bsel 12: shf_asel 10: vstep 8:8 cfg_mod 7:6	26 Accumulator 1 operation. 0 = hold; 1 = write ALU output, 2 = write Multiplier output, 3 = write shift output.
mul_op 21: alu_bsel 19: alu_op 15: alu_op 15: shf_bsel 12: shf_asel 10: vstep 8:8	Multiplier operand B select. $0 = vb$, $1 = ac0$, $2 = rb$, $3 = rc$.
mul_op 21: alu_bsel 19: alu_op 15: shf_bsel 12: shf_asel 10: _vstep 8:8 cfg_mod 7:6	Multiplier operand A select. $0 = va$, $1 = ac0$, $2 = ra$, $3 = rc$.
alu_bsel alu_asel alu_op shf_bsel shf_asel vstep cfg_mod	Multiplier operation. 0 = A, B signed; 1 = A signed, B unsigned, 2 = A unsigned, B signed, 3 = A, B unsigned.
alu_op 15:1 shf_bsel 12:1 shf_asel 10:9 vstep 8:8	ALU operand B select. $0 = vb$, $1 = ac0$, $2 = rb$, $3 = ac1$.
alu_op shf_bsel shf_asel vstep cfg_mod	16 ALU operand A select. $0 = va$, $1 = ac0$, $2 = ra$, $3 = mreg$.
shf_bsel 12:1 shf_asel 10:9 vstep 8:8 cfg_mod 7:6	13 ALU operation: $0 = \text{pass}$, $1 = \text{add}$, $2 = \text{sub}$, $3 = \text{min}$, $4 = \text{max}$, $5 = \text{and}$, $6 = \text{or}$, $7 = \text{xor}$.
shf_asel 10: _vstep 8:8 _cfg_mod 7:6	Shift operand B select. $0 = vb$, $1 = ac0$, $2 = rb$, $3 = rc$.
vstep 8: cfg_mod 7:	Shift operand A select. $0 = va$, $1 = ac0$, $2 = ra$, $3 = ac1$.
cfg_mod 7:	Step (decrement) the vector counter vent.
	Configuration modifier select. $0 = ALU$ op mod, $1 = VAU$ op mod, $2 = rc \mod, 3 = ac$ op mod.
1206 pvcnt 5:5	Predicate execution of configuration on non-zero vector count vent!= 0.
1204 -pregt 4:4	Specifies the 1-bit value in predicate register cfg_preg that enables execution of this configuration.
1202 - cfg_preg 3:0	Predicate execution of configuration on value of predicate register cfg_preg ==. pregt value.

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD
Sheet 16 of 17


Fig. 12B

Attorney: Craig A. Gelfound
Docket No.: 42113/CAG/B600
Inventor(s): John R. Nickolls, et al
Title: RECONFIGURABLE PROCESSING
SYSTEM AND METHOD
Sheet 17 of 17

Instruct

by cnt

where the first of the fir Instruction



1300